## **Power MOSFET**

## 40 V, 33 A, Single N-Channel, DPAK/IPAK

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable NVD5806N
- These Devices are Pb-Free and are RoHS Compliant

## **Applications**

- CCFL Backlight
- DC Motor Control
- Power Supply Secondary Side Synchronous Rectification

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Voltag	e – Contir	nuous	$V_{GS}$	±20	V
Gate–to–Source Voltage – Non–Repetitive (t <sub>p</sub> < 10 μS)			$V_{GS}$	±30	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	33	Α
Current (R <sub>0JC</sub> ) (Note 1)	Steady State	T <sub>C</sub> = 100°C		23	
Power Dissipation (R <sub>θJC</sub> ) (Note 1)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	40	W
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	67	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	33	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $R_{G}$ = 25 $\Omega$ , $I_{L(pk)}$ = 28 A, L = 0.1 mH, $V_{DS}$ = 40 V)			E <sub>AS</sub>	39	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			$T_L$	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3.7	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	57.5	


1. Surface—mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces.



### ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
40 V	26 m $\Omega$ @ 4.5 V	33 A	
40 V	19 mΩ @ 10 V	33 A	







DPAK
CASE 369C
(Surface Mount)
STYLE 2



IPAK CASE 369D (Straight Lead DPAK) STYLE 2

# MARKING DIAGRAMS & PIN ASSIGNMENT





A = Assembly Location\*

Y = Year
WW = Work Week
5806N = Device Code
G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	<u> </u>				•		•
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40	45.5		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				29.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>G</sub> s = 0 V.	T <sub>J</sub> = 25°C			1.0	μА
		$V_{GS} = 0 V$ , $V_{DS} = 40 V$	T <sub>J</sub> = 150°C			100	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 2)	l L					1	I.
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = I_{DS}$	= 250 μΑ	1.4		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub>	) = 15 A		12.7	19	mΩ
	'	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 10 A			17.8	26	1
CHARGES, CAPACITANCES AND GA	TE RESISTANCE	ES .			<u>.</u>	•	•
Input Capacitance	C <sub>iss</sub>				860		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 0 \text{ V}$ $V_{DS} = 25 \text{ V}$	1.0 MHz,		130		1
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>DS</sub> = 25 V			100		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 30 \text{ A}$			17	38	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.95		1
Gate-to-Source Charge	$Q_{GS}$				3.4		
Gate-to-Drain Charge	$Q_GD$				4.5		
SWITCHING CHARACTERISTICS (Not	e 3)						
Turn-On Delay Time	t <sub>d(on)</sub>				10.6		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{\Gamma}$	<sub>ID</sub> = 20 V,		93.7		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DD} = 20 \text{ V},$ $I_{D} = 30 \text{ A}, R_{G} = 2.5 \Omega$			14.2		
Fall Time	t <sub>f</sub>				4.3		
Turn-On Delay Time	t <sub>d(on)</sub>				8.0		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	<sub>D</sub> = 20 V,		49		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 30 \text{ A}, R_G = 2.5 \Omega$			19.8		
Fall Time	t <sub>f</sub>				2.6		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{SD}$ $V_{GS} = 0 \text{ V},$ $I_{S} = 10 \text{ A}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 150^{\circ}\text{C}$			0.86	1.2	V
					0.69		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dls/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			18.8		ns
Charge Time	ta				11.8		1
Discharge Time	tb				7.0		1
Reverse Recovery Charge	$Q_{RR}$				10.9		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2\%$ .

3. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL PERFORMANCE CHARACTERISTICS



### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 12. Thermal Response

## **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NTD5806NG	IPAK (Straight Lead DPAK) (Pb-Free)	75 Units / Rail
NTD5806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD5806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

## **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE E



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.

  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.


  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 7. OPTIONAL MOLD FEATURE.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.028	0.045	0.72	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.114	0.114 REF		2.90 REF	
L2	0.020	0.020 BSC		BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

## **SOLDERING FOOTPRINT\***





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### PACKAGE DIMENSIONS

#### **IPAK** CASE 369D **ISSUE C**





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	BSC	2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
Κ	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE

- DRAIN
   SOURG
  - SOURCE

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, ON semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC wors the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implications the product could receive a situation where surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative